Synchronous-FIFO-Verification-Using-SystemVerilog

Developed a full verification environment and verification plan for Synchronous FIFO Using SystemVerilog ,Designed components including Top Module, Testbench, Interface, Coverage Collectors, Scoreboard, Transaction, and Monitor. Utilized SystemVerilog Assertions (SVA) to verify the functionality of internal signals and FIFO flags and fixes the bugs