UART using Verilog

Designed a UART module in Verilog, simulated using ModelSim. Ensured accurate data transmission with start/stop bits, baud rate control, and buffer handling.