Asynchronous FIFO using VHDL

Developed an asynchronous FIFO using VHDL with separate read/write clock domains. Simulated with ModelSim and synthesized in Vivado. Included gray-coded pointer synchronization and full/empty flag detection.