INST_RISC Processor Core

Implemented a custom RISC processor core using Verilog, verified functionality using ModelSim. Covered instruction fetch, decode, execution, memory access, and write-back stages.