implemented a 32-bit single-cycle RISC-V microarchitecture processor with support for multiple instructions, including R-type, I-type, beq, lw, sw and jump, using Verilog