Synchronous-FIFO-UVM-Based-Verification-

Developed a full UVM Based verification environment and verification plan for Synchronous FIFO Using SystemVerilog ,Designed components such as Top, Test,env, Agent , Coverage Collectors, Scoreboard, sequence,sequencer..etc .Used SystemVerilog Assertions (SVA) to verify the functionality of internal signals and FIFO flags and fixes the bugs