Design of AES Encryption Accelerator for Wireless Transceiver SoC

Conducted research and reviewed academic papers to explore optimized techniques for low-power and low-area implementation.

Designed a hardware accelerator for AES encryption tailored for a wireless transceiver SoC using SystemVerilog.

Integrated the accelerator with the system using the AHB protocol.