Implemented hazard detection
and forwarding to resolve data
hazards.
Sup
ported instruction fetch,
decode, execute, memory, and
write-back stages.
V
erified compliance with the RISC-
V base integer instruction set using
simulation.