UART Communicatio

Developed RX & TX modules in

Verilog to handle asynchronous

serial data transfer.

Implemented a finite-state

machine for start, data (8-bit),

parity, and stop-bit framing.

Achieved reliable loop-back testing

at 115200 baud with zero framing

errors.