Design using cadence virtuouso a CMOS Inverter using TCMC65n technology & cal Vth – TpHL – TpLH – Power consumption and its layout
